The ECP5 FPGA is arranged internally as a grid of Tiles. Each tile contains bits that configure routing and/or the tile’s functionality.

Inside the ECP5 there is both general routing, which connects nearby tiles together (spanning up to 12 tiles) and global routing, which allows high fanout signals to connect to all tiles within a quadrant (such as clocks).